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ABSTRACT tion was made because transfer between processors is limited to
data transfer only, thereby simplifying the hardware design and
Current applications of real-time simulations to the devel- support software development. The potential value of the multi-
_ opment of complex aircraft propulsion system controls have dem- processor approach is also recognized and a grant has been awar-
onstrated the need for accurate, portable, and low-cost simula- dad to UCLA to persue application of these techniques to real-
tors. This paper presents a preliminary simulator design that time propulsion system simulation.
uses a parallel computer organization to provide these lea- This paper presents the design of prototype simulator hard-
turee. The hardware and software for this prototype simulator ware being built at the NASA Lewis Research Center. The trans-
are discussed. A detailed discussion of the inter-computer data fer mechanism between computers, as well as the approach to de-
transfer mechanism is also presented, veloping simulator software and operational software require-
ments are also discussed. It should be noted that, due to the
INTRODUCTION exploratory nature of this work, it is expected that some of the
design details presented will eventually he modified.
The development of complex digital electronic controls for
aircraft propulsion systems requires engine simulations that run PROTOTYPE SIMULATOR DESIGN
in real-time and provide a high degree of accuracy and user in-
teraction. In addition, the use of propulsion system simula- The basic structure of the simulator is shown in figure i.
tions in many hardware-in-the-loop applications adds the further The core of the system consists of a transfer controller which
requirement that these simulations be implemented on dedicated, synchronizes N (up to I0) 16-bit processing elements (PE's) on a
portable, and reliable hardware. Hybrid (analog-digital) compu- high-speed data transfer bus. All but two (N-2) of the PE's
tars have been used successfully in the past (refs. I and 2) to perform simulation computations. One of the remaining PE's is
achieve real-time results. However, these computers are often of the same architecture but dedicated to input/output func-
difficult to program, lack portability, and are expensive. Many tions. This processor is called the I/O Processor (IOP). The
digital simulations performed on large mainframe computers such last PE is a special purpose processor to link low-speed, opera-
as an IBM 370/3033 can achieve real-time operation, but at the for-type functions with the high-speed simulator core. This PE
cost of portability. More recently, the advent of microcomputer is termed the RTX or Real-Time Extension of the Front-End Pro-
technology has made compact, low cost, and portable computing cessor (FEP). The FEP provides an operators' interface as well
power readily available. However, currently available, off- as handling of peripheral communications and other simulator
the-shelf microcomputers do not of tnemselves possess the neces- overhead, such as downloading of programs to the simulator PEIs.
sary computational speeds to perform accurate real-time simula- The simulator operation is separated into two basic cycles
tions of complex dynamic systems, such as aircraft propulsion - a compute cycle and a transfer cycle. During the compute
systems. One approach to this problem is the use of microcompu- cycle, each PE performs the numerical computations for a pre-
ters in a parallel arrangement. By using parallel processing, defined part of the simulation task. Upon completion of these
it is possible to retain the cost, size, and portability advan- computations, the PE sets a transfer flag to indicate that it is
tages of microcomputers and achieve the accuracy necessary for ready to enter a transfer cycle. The transfer controller initi-
real-time simulation by increasing the number of computations ates a transfer cycle when all PE's have set their transfer
per unit time. flags.
In general, many schemes for parallel processing exit Transfer Controller - A functional diagram of the transfer
(refs. 3 and 4). One method of classifying these schemes controller is shown in figure 2. The transfer controller issues
(ref. 5) uses three categories: commands to all PE's from 8000 words of 32-bit Random Access
I. SIMD (Single Instruction Multiple Data) - This category Memory called a transfer map. The transfer map is cycled
describes systems in which all processors execute the through by an address register/counter. When the start condi-
same instruction but with different data. Included in tlon (all PE transfer flags set) is detected, the control logic
this category are array processors, such as ILLIAC IV, automatically increments the address register every I00 nanosec-
and associative processors, onds. At the same time, the pipeline register is clocked, out-
2. MISD (Multiple Instruction Single Data) - In this compu- putting the command word fetched at the previous address. This
tar organization, a single data stream is operated on by process continues until a stop condition is reached. The stop
several instruction streams. A pipelined machine would condition is programmed in the transfer map and detected by the
be one example of this structure, control logic. When a stop is reached, the control logic resets
3. MIMD (Multiple Instruction Multiple Data) - Here, sever- the address register to its initial value. The transfer con-
al data streams and instruction streams exist concur- troller logic is also flexible enough to allow different start
rently. Data flow machines fall into this category, conditions and cycling through several transfer map loops,
Of the three parallel processor organization described, the rather than the single loop operation previously described.
MIMD machine seems best suited for this simulation problem. No The transfer map conunandword consists of 32 bits and is
restrictions are placed on the problems' structure, as if often segmented into four fields. The first is a field of i0 transfer
the case with array processors and other SIMD organizations, destination (TDES) bits. There is one TDES bit for each of the
The MIMD organization also offers the most potential for exploi- PE's. When this bit is set, it signalsthe corresponding PE
tation of inherent parallelism in simulations, that it will be the destination for the next data transfer. The
MIMD architectures may be categorized as multiprocessor next field contains 10 transfer enable (TE) bits. Again, there
systems and distributed systems (ref. 6). The multiprocessor is one TE bit for each of the PE's. If the TE bit is set, it
system uses an operating system to dynamically allocate tasks as enables the transfer mode. When the bit is reset, the transfer
they are received. One example is given in reference 7. These mode is disabled, and the PE resumes computation. When all TE
systems are advantageous when the computations contain much in- bits are reset, the control logic terminates the transfer
herent parallelism. In the distributed system, the com_puters cycle. Thus, when a transfer cycle begins, all PE's that will
perform dedicated functions. Reference 8 presents a conceptual be involved in the transfer are signalled via TE. During the
study of such a system. The advantage of this approach is that cycle, any PE can be disabled from the transfer mode and resume
it permits simplified program development and debugging of indi- computing while data transfer is still occurring between the
vidual program segments, remaining PE's. Four "this unit" (TU) bits contain the code
The design approach selected at the NASA Lewis Research which identifies the source PE during a data transfer. The
Center is similar to that described in reference 8. This selec- 8-bit address following the TU bits is the address of the data
1
to be transferred from the source PE. Each PE, then, can be the 3033. The simulator operating system resides in the FEP. This
source for up to 256 data words, and the destination for as many is described in more detail in the simulation software dis-
words as its memory will allow cussion.
The transfer controller also monitors several simulator To allow the operator to dynamically access and process
timing parameters. A group of 16-bit prograrmmable timers is simulator data without slowing down the simulator core system,
used to accomplish this task. Ten of the timers measure each the RTX is attached to both the hlgh-speed data-transfer bus,
PE's compute time during an update interval. Anupdate interval and the FEP I/O bus. Thus, the RTX has access to data within
consists of one compute cycle and one transfer cycle. An update the high-speed core of the simulator, and can manipulate this
interval timer sets a limit on the length of an update inter- data as commanded by the FEP. The RTX is alerted to an upcoming
val. If this timer should time-out before an update interval is transfer cycle by an interrupt from the transfer controller.
completed, an interrupt is issued to the FEP. Another timer, The FEP is informed by the transfer controller' of any violations
which sets a time limit on the computer cycle, sends an inter- of the update interval (computer time + transfer time) by
rupt to the RTX if a time-out should occur. Finally, timers are another interrupt. The operator can structure the software sys-
used to generate interrupts for the lOP to inform it that data tem to take appropriate action in handling both interrupting
input or output should now occur. The specific details on the conditions.
handling of these interrupts are given later in the FEP, RTX, Communication between the FEP and RTX is maintained by an
and lOP discussions as well as the simulator software discussion, interrupt-driven structure. FEP requests for actions involving
The transfer map, address register/counter and all timers the simulator high-speed core are initiated via an interrupt to
are prograr_nable through the FEP. The timer contents, as well the RTX. Likewise, advisories from the RTX to the FEP are ac-
as the transfer map, can be read by the FEP. The transfer con- complished by interrupts. In both cases, vectored interrupts
troller hardware meets the high-speed data transfer requirement are used. Up to 192 user-defined vectors are available in both
through the use of pipelining, 45 nanosecond memory and Schottky the FEP and RTX. The FEP can also be interrupted by other con-
TTL logic, ditions, such as overflow error, compute time violation, etc.
Each PE has 32k bytes (or 16k words) of Random Access Mem- Any of these interrupts can be used to halt the simulator and
ory for program and data storage. During a compute cycle, all allow the FEP to examine the simulator status.
of this memory is accessible by the PE. During a transfer The operator interface, therefore, provides a users' link
cycle, control of the memory is passed to the transfer control- to the high-speed simulator to allow programming, debugging, and
let. The memory configuration during a transfer cycle is shown interactive execution of simulator software.
in figure 3. The first 256 words of memory are available for Input/Output Interface - The I/0 interface for the simula-
use as source data. The remaining memory is available as stor- tot consists of the lOP, D/A convertors and A/D convertors.
age for destination data. The source memory receives the S-bit Typically, analog signals generated by the simulator would be
source address from the transfer controller via the transfer monitored by a control system while analog signals, representing
address bus. The source data is then latched at the source mem- control system responses would be input to the simulator.
ory output. The input to the destination memory is latched from The lOP has the task of programming the DAC's and ADC's,
the 16-bit high-speed data-transfer bus. The local destination and of transferring data to or from these devices. The lOP is
address register determines where received data will be stored, tied to the hlgh-speed transfer bus in the same manner as all
This register is initialized by the PE before a transfer cycle other PE's. Synchronization of 1/O operations is maintained
occurs, and automatically incremented after receiving each data through the use of interrupts. These interrupts are generated
word. Pipelining is used to maximize speed. One cycle is need- by progarammable timers in the transfer controller. Thus, the
ed to initialize the pipeline and allow the PE's to clock in the time interval between interrupts is aelectable by the operator.
first command word from the transfer controller. If the PE has The lOP inputs data during a pre-specified interval before a
been designated a source by the TU code, it will gate the source transfer cycle occurs, and outputs data at the beginning of a
data o_to the transfer bus during the next cycle. At the same compute cycle and at a selectable sub-intervals during a compu-
time, all PEIs designated as destinations prepare to accept data ter cycle.
by updating their local address registers. The destinations
then latch the incoming data, increment the local address, and PROTOTYPE SIMULATOR SOFTWARE
prepare for the next cycle by clocking in a new command word.
This process repeats for as many data transfers as programmed in The software development effort for the simulator consists
the transfer map. Upon completion of the transfer cycle (all of two major tasks: (I) the development of real-time operating
TE's reset), 200 nanoseconds is required to clear the pipeline, tools to provide on-line diagnostics, control, execution, and
Thus, after I00 nanoseconds initialization, a data transfer from analysis and (2) the development of user support tools for off-
s source processor to as many as nine destination processors can line simulation software development and verification. A goal
occur every i00 nanoseconds, of this effort is to minimize the simulator specific knowledge
Processin_ Element - Several factors must be considered required for development and application of real-time simula-
when selecting a design approach to be used for a simulator PE. tions. This will be accomplished by using high order languages
Speed is one of the most obvious requirements. Also, the PE (HOL), user-friendly software development tools, and general
instruction set has to be powerful enough to allow efficient engineering level commands, in order to avoid software obsoles-
prograr_mingof simulation algorithms. Cost, size and software cence and to ease transportability between host computers, all
support are other factors to be considered. Two design ap- tools will be written in PASCAL. Re-hosting will require recom-
proaches are being investigated to provide maximum flexibility pilation on a resident PASCAL compiler and minor modifications
in optimizing these factors. The first is a custom SSI/MSI to the tools to allow interfacing co the host operating system.
logic design tailored to the requirements of real-time simula- A similar software development effort is underway at the
tion. The second is a design based on the 8MHZ Motorola MC68000 NASA Langley Research Center. The LaRC Multipurpose User-Orieu-
16-bit microprocessor, ted Software Technology (MUST) program (ref. 9) consists of a
The custom SS1/MSI design is microprogra,u,able, allowing number of closely related software development efforts to:
for experimentation with different instruction sets. The pro- (I) decrease the cost and increase the reliability of software
jetted cycle time is 133 nanoseconds, with many instructions for space and aircraft digital flight computers and (2) provide _
taking only one cycle. The hardware is optimized for inter- an integrated software support system for aerospace embedded
processor transfer of data. This higher-risk, higher-payoff computer systems. Many of the MUST objectives are common to the
design approach is being undertaken in parallel with the lower- simulator effort in that both are concerned with the development
risk, off-the-shelf technology approach. Although the Mc6g000 of real-time software. Because of the significant accomplish-
instruction set is fixed, with most instructions taking several ments at Langley, technology transfer is expected to reduce aim-
clock cycles, significant advantages exist in software support, ulator software development effort and cost.
size, and cost. Another advantage lies in the possibility of Operating System - The simulator operating system must tom-
future upgrades in compatible hardware and software. Both PE _ine standard management functions with unique simulation orien-
designs will be hardware-compatlble with the other simulator ted operations. Simulator and simulation management functions
components, and each PE design will have the same memory config- should stress user convenience and are implemented on the FEP.
uration as outlined in the transfer controller description. Real-time data processing functions, while compiled on the FEP,
Operator Interface - Operator control over the simulator is are loaded into the RTX for real-time execution. RTX function
accomplished via the FEP and RTX (see fig. I). Such functions execution is controlled and monitored via priority interrupts.
as simulator programming, mode control, operator advisories, and Operator/FEP-initiated interrupts enable and disable real-time
commands are provided. Both the FEP and the RTX designs are functions. RTX-initiated interrupts provide operator advisor-
based on the Motorola MC68000 microprocessor, ies, simulator control, and bookkeeping services.
The FEP handles the peripheral cormmunicationsfor the simu- A simplified diagram of the FEP program structure is shown
lator (CRT, keyboard, floppy disk, etc.). There is also a host in figure 4. An off-the-shelf disk operating system provides
computer interface which allows uplinklng and downlinking of the basic I/O and file management functions. These are supple-
data to/from the host. In our case, the host is an IBM 370/ mented with simulator-speciflc I/O and interrupt handling rou-
tines to provide operating system interface to the peripherals The PE and transfer control modules form one element of the
and the simulator. The simulation data base provides descrip- data base for the simulator operating system. The second ele-
rive information necessary to permit high-level operator speci- meritof the data base consists of descriptors which define:
fication of variables, programs, and lOP functions as command (I) program and subprogram names, locations, and entry points,
arguments. The interrupt data base is used to schedule the re- (2) variable names, locations, and scale factors with reserved
sponse to priority interrupts according to operational require- storage for measured values, (3) array names and names of the
ments. The remaining elements include: (i) the command proces- array elements, and (4) input/output specifications relating
sor, for invocation of operator commands, (2) four categories of variable names to real-time I/O channels. The data base is then
operator command routines, (3) the interrupt processor, to pro- downlinked to the simulator's front-end processor.
vide pre-specified interrupt responses, and (4) four categories
of interrupt responses. SIMULATOR STATUS
The four categories of command routines are: data base
management, RTX real-time file management, simulator/simulation The simulator hardware and software previously discussed
control, and interrupt programming. Data base management con- are undergoing exploratory development at "the NASA Lewis Re-
sists of: (i) editors for all elements of the data base, (2) a search Center. Prototype hardware such as the SSI/MSI process-
compiler for formulating the RTX instruction file, and (3) read ing elements and the transfer controller are currently being
and write routines to effect program transfers between the data fabricated and tested. Integration and testing of all hardware
base, the simulator, and a dynamic data storage device. RTX componments for the simulator system is expected to be completed
real-time file management provides a means for enabling and dis- by late 1982. At that time, it is planned that all user support
abling real-time eonnnand execution on the RTX. The simulator/ software will be complete. This will allow running of applica-
simulation control provides standard computer control functions tions programs, including a non-linear simulation of a turbofan
(RUN,HALT,SINGLE-CYCLE, etc.) in addition to simulation control jet propulsion system.
functions (RESET,HOLD,OPERATE).
Interrupt programming routines allow the operator to spec- CONCLUDING REMARKS
ify the FEP response to priority interrupts initiated by the RTX
through modification of the interrupt data base. The interrupt An approach to real-time simulation using parallel proces-
data base governs the execution of the interrupt processor. As sots has been presented. The prototype hardware is currently
shown in figure 4, the basic responses to RTX interrupts are being fabricated and tested at the NASA Lewis Research Center.
combinations of operator advisories, simulator control func- User support software being developed at NASA Langley will be
tions, RTX cormmandcontrol functions, and priority data transfer used to aid in the development of simulator operational and ap-
functions, combined with a compatible RTX executive program, pllcations software. Initially, the prototype simulator will be
this interrupt structure provides an effective means for the used as a research tool for investigating various parallel pro-
operating system to meet simulation-specific needs, cessing hardware and software configurations. Knowledge ob-
Combinations of real-time instructions and proper uitiliza- tained from this research will be applied toward the development
tion of the interrupt structure should provide sufficient capa- of airbreathing propulsion system simulations.
bility for general purpose real-time simulator operation. All Currently-available computer and digital electronic teeh-
program preparation could be done off-line using support soft- nologies have made simulations implemented on dedicated, low-
ware on a host computer to formulate the data base. Modifica- cost, and portable hardware possible. It is expected that fu-
tion and extension of the data could then be accomplished on the ture improvments in this technology will have a significant im-
FEP. This preliminary design forms the basis for a baseline pact on the development of simulator hardware and software.
simulator software package that can be revised as appropriate to
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